

Claims and Abstract for US Filing --

What is claimed is:

- 1 1. A method for forming an in-situ wafer scale polymer stud grid
- 2 array, the method comprising:
 - 3 providing a semiconductor wafer with integrated circuit device areas,
 - 4 the integrated circuit device areas having exposed bond pads and wafer passivation,
 - 5 and applying one or more metal film depositions over the bond pads and the wafer
 - 6 passivation;
 - 7 patterning the one or more metal film depositions extending over the
 - 8 exposed bond pads and the wafer passivation to create metal film segments in
 - 9 desired locations over the bond pads to perform as bond pad cover metallurgy;
 - 10 coating the semiconductor wafer with a first polymer layer processed to
 - 11 form raised studs having stud tip contacts in desired locations on the surface of each
 - 12 of the integrated circuit device areas;
 - 13 removing regions of the first polymer layer to expose a central portion
 - 14 of underlying bond pad cover metallurgy;
 - 15 processing the first polymer layer to clean and prepare the exposed
 - 16 central portion of the underlying bond pad cover metallurgy for adhesion to
 - 17 subsequently applied metal layers;
 - 18 processing the first polymer layer for high conductor adhesion;
 - 19 applying a metal coating to the semiconductor wafer to cover at
 - 20 least all exposed pad cover metallurgy areas and all exposed regions of the first
 - 21 polymer layer;

22 thickening the metal coating and forming an interconnect circuit
23 thereon;
24 forming a second polymer layer over selected areas of the metal
25 coating; and
26 depositing a barrier layer and an oxidation protection layer on exposed
27 areas of the metal coating.

1 2. The method of claim 1, wherein the step of coating the semicon-
2 ductor wafer with a first polymer layer comprises forming the first polymer layer to be
3 thinner in regions between the integrated circuit device areas.

1 3. The method of claim 1, wherein the first polymer layer is
2 removed in selected regions over the bond pad cover metallurgy and in regions
3 between the integrated circuit device areas, by one of laser ablation, photolitho-
4 graphy, reactive ion etching, or plasma etching.

1 4. The method of claim 1, further comprising roughening the bond
2 pad cover metallurgy by one of chemical microetching or plasma microetching.

1 5. The method of claim 1, wherein coating the surface of the wafer
2 with metal comprises one of sputtering, chemical vapor deposition, electroless
3 plating, or a combination thereof.

1 6. The method of claim 1, wherein the step of thickening the metal
2 coating comprises processing by electrolytic plating.

1 7. The method of claim 1, wherein the step of applying the second
2 polymer layer excludes covering the stud tip contacts, saw path streets between the
3 integrated circuit device areas and desired bond pads.

1 8. The method of claim 1, wherein the step of forming the second
2 polymer layer comprises one of spin coating, spraying, dispensing or film lamination.

1 9. The method of claim 8, further comprising removing the second
2 polymer layer from desired locations, by one of dry processing or wet processing.

1 10. The method of claim 1, wherein the step of metal plating
2 comprises sputtering through a metal mask.

1 11. The method of claim 1, wherein the metal comprises copper.

1 12. The method of claim 1, wherein the pad cover metallurgy is
2 formed by depositing electroless Ni to cover only the bond pads and the perimeter
3 passivation area, and depositing a Au layer onto the Ni surface.

1 13. A method for forming an in-situ wafer scale polymer stud grid
2 array on a semiconductor wafer having integrated circuit device areas, the integrated
3 circuit device areas having patterned pad cover metallurgy regions, exposed bond
4 pads and wafer passivation, the method comprising:

5 applying one or more metal film depositions over the exposed bond
6 pads and the wafer passivation;

7 processing the one or more metal film depositions extending over the
8 exposed bond pads and the wafer passivation across the semiconductor wafer to
9 create metal film segments in desired locations over the exposed bond pads to
10 perform as bond pad cover metallurgy;

11 placing the semiconductor wafer in a tooling plate which provides an
12 annular ring region about the wafer, wherein one surface of the annular ring region is
13 substantially coplanar with the surface of the wafer;

14 coating the semiconductor wafer and a desired portion of the surface of
15 the tooling plate annular ring region with a first polymer layer processed to form
16 raised studs at desired locations across the surface of each of the integrated circuit
17 device areas;

18 removing regions of the first polymer layer to expose a central
19 portion of underlying bond pad cover metallurgy;
20 processing the semiconductor wafer to clean and prepare the exposed
21 central portion of the underlying bond pad cover metallurgy for adhesion to subse-
22 quently applied metal layers;
23 processing the first polymer layer for high conductor adhesion;
24 applying a metal coating over the semiconductor wafer and the annular
25 ring region of the surrounding tooling plate surface covering at least all exposed pad
26 cover metallurgy areas and all exposed regions of the first polymer layer;
27 coating the active surface of the semiconductor wafer with one or more
28 metal films;
29 thickening the metal coating and forming an interconnect circuit
30 thereon;
31 forming a second polymer layer over selected areas of the metal
32 coating and selected regions of the exposed first polymer layer; and
33 depositing a barrier layer and an oxidation protection layer on exposed
34 areas of the metal coating, and forming a circuit pattern about the semiconductor
35 wafer that is contiguous with desired circuit elements in the metal coating across the
36 active wafer surface and the annular ring region of the tooling plate.

1 14. The method of claim 13, wherein the step of coating the
2 semiconductor wafer with a first polymer layer comprises forming the polymer
3 coating to be thinner in regions between the integrated circuit device areas.

1 15. The method of claim 13, wherein the first polymer layer is
2 removed in selected regions over the bond pad cover metallurgy and in regions
3 between the integrated circuit device areas by one of laser ablation, photolitho-

4 graphy, reactive ion etching, or plasma etching.

1 16. The method of claim 13, further comprising roughening the
2 second phase metal deposition by one of chemical microetching or plasma
3 microetching.

1 17. The method of claim 13, wherein the step of coating the surface
2 of the semiconductor wafer with metal comprises one of sputtering, chemical vapor
3 deposition or electroless plating, or a combination thereof.

1 18. The method of claim 13, wherein the step of thickening the
2 metal coating comprises processing by electrolytic plating.

1 19. The method of claim 13, wherein the step of applying the
2 second polymer layer excludes covering the stud tip contacts and the saw path
3 streets between the integrated circuit device areas.

1 20. The method of claim 13, wherein the step of forming the second
2 polymer layer comprises one of spin coating, spraying, dispensing or film lamination.

1 21. The method of claim 20, further comprising removing the ____
2 polymer layer from the desired locations, by one of dry processing or wet processing.

1 22. The method of claim 13, wherein the step of metal plating
2 comprises sputtering through a metal mask.

1 23. The method of claim 13, wherein the metal comprises copper.

1 24. The method of claim 13, wherein the pad cover metallurgy is
2 formed by depositing electroless Ni to cover only the bond pads and the perimeter
3 passivation area, and depositing a Au layer onto the Ni surface.

1 25. An in-situ wafer scale polymer stud grid array structure formed
2 directly on a semiconductor wafer having individual integrated circuit device areas
3 and connecting bond pads thereon, the polymer stud grid array structure comprising:

4 raised studs in desired locations formed across the surface of each of
5 the integrated circuit device areas;

- 6 exposed bond pad cover metallurgy central portions;
- 7 one or more metal film depositions covering connecting the bond pads
- 8 and the raised studs;

9 a metal layer covering the semiconductor wafer processed to connect
10 desired pad cover metallurgy central portions with studs to form a desired
11 interconnection circuit; and

12 a polymer layer covering the desired regions of the entire circuit area,
13 such that a barrier layer and an oxidation protection layer of metal covers the
14 exposed metal features, the grid array extending across the entire semiconductor
15 wafer, and metallized studs being disposed across each of the integrated circuit
16 device areas.

1 26. The structure of claim 25, where in the metal layer comprises
2 copper

1 27. An in-situ wafer scale polymer stud grid array structure
2 comprising:

3 a semiconductor wafer having individual integrated circuit device areas
4 and patterned pad cover metallurgy regions, and coated with a first polymer layer
5 processed to form raised studs in desired locations across the surface of each of the
6 integrated circuit device areas;

7 exposed bond pad cover metallurgy central portions:

8 a metal layer covering the semiconductor wafer process to connect
9 desired pad cover metallurgy central portions with studs to form a desired
10 interconnection circuit; and

11 a second polymer layer covering the entire interconnection circuit area,
12 such that a barrier layer and an oxidation protection layer of metal covers the
13 exposed metal features, the grid array field extends across the entire semiconductor
14 wafer, and the metallized studs are disposed across each of the integrated circuit
15 device areas, the circuit pattern in the film material coating the surface of the annular
16 ring region about the semiconductor wafer is contiguous with desired circuit
17 elements in the material coating the surface of the semiconductor wafer, and the
18 interconnection circuit area extends beyond the edge of the semiconductor wafer.

1 28. The structure of claim 27, where in the metal layer comprises
2 copper.

RECEIVED
U.S. PATENT AND
TRADEMARK OFFICE
JULY 10 2002